

Fig. 1




Fig. 2




Fig. 3




Fig. 4A




Fig. 4B




Fig. 4C




Fig. 4D




Fig. 4E




Fig. 5

```

1 module <memory_name>
/* where <memory_name> is the RT-level name of the memory; */
2
3 CLASS = {REGISTER FILE, SRAM, DRAM};
4 FUNCTION = {RAM, CAM, FIFO};
5 WIDTH = <integer>;
/* where integer indicates the data width of the memory. */
6 DEPTH = <integer>;
/* where integer indicates the address depth of the memory. */
7
8 MIN_ADDRESS = <integer>;
9 MAX_ADDRESS = <integer>;
/* The minimum and maximum addressable locations for read and write ports. */
10 READ_ADDRESS = {decoded, encoded};
11 WRITE_ADDRESS = {decoded, encoded};
/* Fully decoded and encoded address signals. */
12 PORTS = {R=<integer>,W=<integer>,RW=<integer>,C=<integer>, S, R};
/* Where R: read only ports, W: write only ports, RW: read and write ports,
/* C: compare ports, S: set port, R: reset port */
13 WRITE_POLARITIES={WD,WA,WE,WCLK};
/* polarity = {+,-} */
/* WD+ | WD- : write data acts as an A | B phase latch */
/* WA+ | WA- : write address acts as an A | B phase latch */
/* WE+ | WE- : write enable acts as an A | B phase latch */
/* WCLK+ | WCLK- : actual write occurs on the rising/falling edge */
14 READ_POLARITIES={RD,RA,RE,RCLK};
/* polarity = {+,-} */
/* RD+ | RD- : read data acts as an A | B phase latch */
/* RA+ | RA- : read address acts as an A | B phase latch */
/* RE+ | RE- : read enable acts as an A | B phase latch */
/* RCLK+ | RCLK- : read occurs on the rising/falling edge */
15 RR_RESOLUTION={R,X};
/* where R : indicates that the location could be read */
16 WW_RESOLUTION={true, false};
/* where true: indicates that two ports can write to the same location */
17 PORT_ARBITRATION={port names};
/* The order the port names appear in the list determines the dominant ports. */
18 RW_RESOLUTION={NW,XW,OW,XX,OX};
/* where NW: reading new data and writing the data */
/* XW: reading X and writing the data */
/* OW: reading old data and writing data */
/* XX: reading and writing Xs */
/* OX: reading old data and writing X */
19 endmodule;

```

49

Fig. 6




Fig. 7




Fig. 8